This course offers a technology perspective into digital system design in the context nanoelectronic VLSI systems. The course includes a review CMOS logic circuits; impact of fabrication issues on the design of CMOS logic circuits; performance and power estimation; deep submicron design issues; ASIC design flow and low power design. This course is technology driven so future technologies will also be presented, analyzed and benchmarked.
Teachers
Person in charge
Ramon Canal Corretger (
)
Weekly hours
Theory
2
Problems
1
Laboratory
1
Guided learning
0
Autonomous learning
5.33
Competences
Technical Competences of each Specialization
High performance computing
CEE4.1 - Capability to analyze, evaluate and design computers and to propose new techniques for improvement in its architecture.
Generic Technical Competences
Generic
CG3 - Capacity for mathematical modeling, calculation and experimental designing in technology and companies engineering centers, particularly in research and innovation in all areas of Computer Science.
Transversal Competences
Sustainability and social commitment
CTR2 - Capability to know and understand the complexity of the typical economic and social phenomena of the welfare society. Capacity for being able to analyze and assess the social and environmental impact.
Basic
CB7 - Ability to integrate knowledges and handle the complexity of making judgments based on information which, being incomplete or limited, includes considerations on social and ethical responsibilities linked to the application of their knowledge and judgments.
Contents
Introduction to MOS and VLSI Technology
Introduction to the technology used to build integrated circuits, historical perspective and future projections
CMOS Design
Fundamentals of VLSI MOS-based designs. Logic gates, logic styles and basic blocks.
VLSI Design Cycle
Presentation of the VLSI Design Stages, presentation of tools and workflow.
Thermal and Energy Analysis of Microprocessors
Methods and tools for thermal and energy Analysis of Microprocessors including memory, interconnect and system level modelling.
Design Implications of Temperature and Power
Presentation of the design implications of temperature and power, presentation of the most relevant compile-time and run-time techniques to control temperature and power.
Design for Reliability
Introduction to process, voltage and temperature variations, inter-die and intra-die variations. Transient errors and permanent faults.
Technology outlook
Introduction to future emerging technologies: late-cmos and post-cmos technologies
Teaching methodology
The main concepts of processor architecture will be introduced in the lectures. The students will complete their learning experience with the lab sessions where they will put in practice the concepts learned in the lectures.
Evaluation methodology
The course has two marks:
1) Essay/presentation (E)
2) The lab sessions (Lab)
The final mark will be computed as: 0,4 x Lab + 0,6 x E